Zizheng Guo

Zizheng Guo

Ph.D. Student

Peking University

Biography

I am a third-year Ph.D. candidate at Peking University, advised by Prof. Yibo Lin. My research interests include data structures, algorithm design and GPU acceleration for combinatorial optimization problems in physical design automation.

Currently, I hold broad interest in topics like signoff timing analysis, power analysis, logic simulation, and performance-driven backend EDA tasks.

My Chinese name is 郭资政.

Interests
  • Data Structure and Algorithms
  • GPU Acceleration using CUDA
  • Reinforcement Learning
Education
  • BSc in Computer Science, 2018-2022

    Peking University

  • PhD Student, 2022-

    Peking University

Recent Publications

(2025). GEM: GPU-Accelerated Emulator-Inspired RTL Simulation. Proceedings of the 62nd Annual Design Automation Conference (DAC) 2025.

PDF Cite Code Best Paper Nomination

(2025). A Systematic Approach for Multi-Objective Double-Side Clock Tree Synthesis. Proceedings of the 62nd Annual Design Automation Conference 2025.

Cite Arxiv

(2025). Addressing Continuity and Expressivity Limitations in Differentiable Physical Optimization: A Case Study in Gate Sizing. IEEE/ACM International Symposium of EDA (ISEDA) 2025.

PDF Cite Honorable Mention Paper Award

(2025). Handling Latch Loops in Timing Analysis with Improved Complexity and Divergent Loop Detection. 2025 IEEE/ACM Design, Automation and Test in Europe (DATE).

PDF Cite

(2025). iTAP: An Incremental Task Graph Partitioner for Task-parallel Static Timing Analysis. IEEE/ACM Asia and South Pacific Design Automation Conference (ASPDAC) 2025.

Cite DOI